

# Optimization of Direct Tunneling Gate Leakage Current in Ultrathin Gate Oxide FET with High-K Dielectrics

Sweta Chander<sup>1</sup>, Pragati Singh<sup>2</sup>, S Baishya<sup>3</sup>

<sup>1,2,3</sup>Department of Electronics & Communication Engineering, NIT Silchar, Assam, India -788010

**Abstract--** This paper presents the impact of parameter optimization of n-type MOSFET for direct tunneling gate current using ultrathin Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> with EOT (Equivalent Oxide Thickness) of 1.0 nm. This work is compared with TCAD santaurus simulation results to verify that accuracy of the model and excellent reduction in gate leakage with the introduction of the high-k gate dielectrics (HfO<sub>2</sub> & Si<sub>3</sub>N<sub>4</sub>) in place of SiO<sub>2</sub>. It also observed that high-k based MOSFET exhibits improved performance of Subthreshold Swing, I<sub>on</sub>, I<sub>off</sub>, I<sub>on</sub>/I<sub>off</sub> ratio and transconductance.

## I. INTRODUCTION

The great advantage of MOS technology is the scaling. The reduction of the dimensions of a MOSFET has been dramatic during the last four decades. In scaling down the lateral dimension of the MOSFETs, such as L & W, it is necessary to decrease the oxide thickness and increase the channel doping, so as to maintain the electrostatic integrity [1, 2]. Constant field theory requires that gate oxide thickness should scale to minimum Length & Width. Aggressive scaling in recent years has reduced oxide (SiO<sub>2</sub>) gate dielectric thickness. The reduction of the dielectric thickness (SiO<sub>2</sub>) in the subnanometric range produces dramatic gate leakage issues detrimental for the performance [1]. The excellent dielectric properties of silicon dioxide (SiO<sub>2</sub>) have aided the evolution of microelectronics during the past decades. Reduced feature size improves the performance of an integrated circuit. However the performance of SiO<sub>2</sub> as dielectric sets a limit on device scaling. In metal oxide field effect transistor (MOSFET) dielectric films with higher dielectric constant have better control over the channel electrons. A number of high dielectric materials are available to replace SiO<sub>2</sub>, but most of them have inherent disadvantages and incompatible with existing fabrication technology. Hafnium based oxides have shown encouraging performance as high-k dielectric in submicron device [3]. The introduction of high-k materials (or high-dielectric permittivity material) enables to keep increasing the inversion charge density without reducing the physical dielectric thickness. The physical thickness has been replaced by an electrical thickness or Equivalent Oxide Thickness (EOT). EOT scaling improves the devices performance through the inversion charge density increase with a reasonable level of gate leakage.

In this work, we have presented direct tunneling leakage current through ultrathin HfO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> gate dielectrics in n-type MOSFET using TCAD Simulation.

## 1.1 Gate Leakage:

As the continuous down-scaling of the device size has lead to very thin gate oxides, the leakage current that can flow from the channel to the gate comes into the order of the subthreshold leakage current and the gate cannot be considered as an ideally insulated electrode anymore. This affects the circuit functionality and increases the standby power consumption due to the static gate current. For dynamic logic concepts the gate leakage drastically reduces the maximum clock cycle time [4]. Two tunneling mechanisms are responsible for the gate leakage, Fowler-Nordheim tunneling and direct tunneling [5]. The gate leakage increases exponentially as the oxide thickness is reduced. This limits the downscaling of the oxide thickness to about 1.5-2 nm when looking at the total standby power consumption of a chip [6]. To further decrease the effective oxide thickness alternative high dielectric constant materials can be used [7]. On the other hand, a thin gate oxide reduces the short-channel effect and improves the driving capabilities of a MOS transistor. However, a tradeoff between this benefit and the gate leakage is necessary.

## 1.2 Direct Tunneling

The phenomenon of tunneling, which has no counterpart in classical physics, is an important consequence of quantum mechanics [8]. It is the quantum mechanical effect of transitioning through a classically-forbidden energy state. In current microelectronic devices, tunneling has become a very important physical effect. In some devices, tunneling leads to undesired leakage currents (for gates in small MOSFETs). For other devices such as EEPROMs, tunneling is essential for the operation of the device. Tunneling also plays a role in some generation-recombination models. There are three ways of model the gate leakage in which the direct tunneling is the powerful model. This model describes leakage through thin gate insulators, provided those are of uniform or of uniformly graded composition. This model :i) Assumes a trapezoidal barrier (this restricts the range of application to tunneling through insulators). ii) Neglects heating of the tunneling carriers. iii) optionally, accounts for image charge effects (at the cost of reduced numeric robustness) [9].

The electron tunneling density used by the tunneling model is given by [5].

$$j_n = \frac{qm_c k}{2\pi^2 \hbar^3} \int_0^\infty dE Y(E) \left\{ T(0) \ln \left( \exp \left[ \frac{E_{F,n}(0) - E_c(0) - E}{kT(0)} \right] + 1 \right) - T(d) \ln \left( \exp \left[ \frac{E_{F,n}(d) - E_c(0) - E}{kT(d)} \right] + 1 \right) \right\}$$

Where  $d$  is the effective thickness of the barrier,  $m_c$  is a mass prefactor, the argument 0 denoted one (the ‘substrate’) side of the barrier and  $d$  denotes the other (‘gate’) side, and  $E$  is the energy of the elastic tunnel process (relative to  $E_c(0)$ ).

$Y(E) = 2 / (1 + g(E))$  is the transmission coefficient for the trapezoidal potential barrier, with:

$$g(E) = \frac{\pi^2}{2} \left\{ \frac{\sqrt{E_T}}{\sqrt{E}} \frac{\sqrt{m_{Si}}}{\sqrt{m_G}} (Bi'_d Ai'_0 - Ai'_d Bi'_0)^2 + \frac{\sqrt{E}}{\sqrt{E_T}} \frac{\sqrt{m_G}}{\sqrt{m_{Si}}} (Bi_d Ai'_0 - Ai_d Bi'_0)^2 + \frac{\sqrt{m_G m_{Si}}}{m_{ox}} \frac{\hbar \theta_{ox}}{\sqrt{E E_T}} (Bi'_d Ai'_0 - Ai'_d Bi'_0)^2 + \frac{m_{ox}}{\sqrt{m_G m_{Si}}} \frac{\sqrt{E E_T}}{\hbar \theta_{ox}} (Bi_d Ai_0 - Ai_d Bi_0) \right\}$$

and:

$$Ai_0 = Ai \left( \frac{E_B(E) - E}{\hbar \theta_{ox}} \right), \quad Ai_d = Ai \left( \frac{E_B(E) - q F_{ox} d - E}{\hbar \theta_{ox}} \right)$$

and so on, where  $\hbar \theta_{ox} = (q^2 \hbar^2 F_{ox}^2 / 2m_{ox})^{1/3}$  and  $E_B(E)$  denotes the (substrate-side) barrier height for the electrons of energy  $E$ .  $E_T$  is the tunneling energy with respect to the conduction band edge on the gate side,  $E_T = E - E_c(d) - E_c(0)$ .

$F_{ox} = V_{ox}/d$  is the electric field in the oxide. The quantities  $m_G$ ,  $m_{Si}$  &  $m_{ox}$  represents the electrons masses in the three materials, respectively.  $Ai$  and  $Bi$  are the Airy functions and  $Ai'$  &  $Bi'$  are their derivatives. Here we are ignoring the image-force effect.


### 1.3 High-K Dielectrics

The term **high-κ dielectric** refers to a material with a high dielectric constant  $\kappa$  (as compared to silicon dioxide). High- $\kappa$  dielectrics are used in semiconductor manufacturing processes where they are usually used to replace a silicon dioxide gate dielectric or another dielectric layer of a device. The implementation of high- $\kappa$  gate dielectrics is one of several strategies developed to allow further miniaturization of microelectronic components, colloquially referred to as extending Moore's Law [10].

Tunneling currents decrease exponentially with increasing distance. An FET is capacitance-operated device, where the source-drain current of the FET depends on the gate capacitance,

$$C = \epsilon_0 \kappa A / t$$

Where  $\epsilon_0$  is the permittivity of free space,  $\kappa$  is the relative permittivity,  $A$  is the area and  $t$  is the  $SiO_2$  thickness. Hence, the solution to the tunneling problem is to replace  $SiO_2$  with a physically thicker layer of a new material of the high dielectric constant (permittivity)  $\kappa$ , Fig.1. This will keep the same capacitance, but will decrease the tunneling current. These new gate oxides are called ‘high  $\kappa$  oxides’ [11].



**Fig.1. Schematic of Direct Tunneling through SiO2 layer and High-K Dielectrics.**

$HfO_2$  has been extensively studied due to its high dielectric constant and large energy band gap with high band offset.

#### 1.3.1 Challenges with High-κ Dielectric

High- $\kappa$  dielectric gate oxide faces several challenges in MOS-devices. The major concerns are structural defects, mobility degradation, interface fixed charge, and dopant depletion in the poly-Si gate electrode.

##### i) Structural Defects

The high- $\kappa$  gate dielectric has higher defect concentration than  $SiO_2$ . In  $SiO_2$  defects are mainly due to dangling bond and low coordination. Dangling bond can be removed by re-bonding the network especially at the Si/ $SiO_2$  interface. On the other hand the high- $\kappa$  bonding structure is ionic and coordination number is higher [12]. Therefore high- $\kappa$  dielectric is poor glass formers and it has high defect concentration.

*ii) Mobility Degradation*

The degradation of carrier mobility in the channel is another major concern. The mobility of high-k dielectric oxides is lower than that of SiO<sub>2</sub> due to the interface roughness over range of interest.

*iii) Threshold Voltage Control*

The high-k dielectric material shifts the flat band voltage which changes the threshold voltage of the device. Large defect density of high-k dielectric oxides results VFB 0.5-1V [12].

*iv) Gate Electrode Selection*

The gate electrode selection is a challenge in high speed sub micron MOSFET .Poly-Si gate can be formed by ion implantation and subsequently annealing.

*1.3.2 Desirable Criteria of High-k Dielectric*

With the scaling of the MOS-device ultra-thin SiO<sub>2</sub> suffers some unsolvable issues. Therefore, it is necessary to replace the SiO<sub>2</sub> with a thicker layer of higher dielectric constant. Since high-k dielectric is not as favourable as the native oxide (SiO<sub>2</sub>) some factors need to be considered while replacing SiO<sub>2</sub> by other dielectric materials

*1.3.2.1 Equivalent Oxide thickness (EOT)*

Equivalent oxide thickness is defined as thickness of SiO<sub>2</sub> layer that would be required to achieve the same capacitance as the high-k material in consideration. It is defined as [13]

$$EOT = t_{\text{high-k}} \left( \frac{K_{\text{SiO}_2}}{k_{\text{high-k}}} \right)$$

A suitable alternative high-k gate dielectric has to be found to meet the equivalent oxide thickness required by ITRS.

*1.3.2.2 Energy Band Gap*

The band gap of the high-k material decreases with the increase of the permittivity which is given by

$$E_G = 20 \left[ \frac{3}{(2+\epsilon)} \right]^2$$


*1.3.2.3 Thermodynamic Stability*

The interface between ultra thin gate dielectric with Si plays a key role in determining the electrical properties of MOSFETs.

**II. PHYSICS & STRUCTURE OF THE MOSFET**

The device structure of the N-MOSFET with high-k dielectrics used in this simulation study is shown in fig. 3

The embedded Si-source is heavily doped with 10<sup>20</sup> cm<sup>-3</sup> n-type, the body region is doped p-type with 10<sup>20</sup> cm<sup>-3</sup>, and the Si drain region is also doped n-type 10<sup>19</sup> cm<sup>-3</sup>. This device has a 50-nm-thick N+ poly-Si gate with metallurgical gate length of 25nm with V<sub>T</sub> of 0.19V. The EOT has been taken as 1.0 nm. The upper part of the polySi gate is doped with 10<sup>22</sup> cm<sup>-3</sup> and lower part is doped with 10<sup>20</sup> cm<sup>-3</sup>. The oxide spacer has been assumed to reduce the gate capacitance. The overlap length L<sub>ov</sub>(5nm) is controlled by the source and drain implantation energy.



**Fig.2. Device structure of the N-MOSFET with high-k dielectric.**

The parameters used for the simulation of the given MOSFET are mentioned in Table I. [14, 15] as shown below.


**TABLE I**  
**PARAMETERS USED FOR MOSFET DEVICE**

Parameters	This Work		
	SiO <sub>2</sub> ECB	Si <sub>3</sub> N <sub>4</sub> ECB	HfO <sub>2</sub> ECB
Tunneling Barrier Height( $\phi_{ox}$ )	3.15 (eV)	2.10 (eV)	1.7 (eV)
Tunneling Effective Mass( $m_{ox}$ )	0.5 $m_0$	0.40 $m_0$	0.20 $m_0$
Dielectric Constant(k)	3.9	7.5	22
Fitting Parameter( $\alpha$ )	0.88	0.80	0.68

### III. RESULT


This section shows the TCAD simulation of NMOSFET, in which the gate leakage current is reduced by the replacement of gate oxide with the High-K dielectric (Si<sub>3</sub>N<sub>4</sub>, HfO<sub>2</sub>).

Fig.3 shows the simulation if the gate tunneling current of the n-type MOSFET with different high-k dielectrics structures has been carried out.




**Fig.3. Gate Tunneling Current Vs Gate Bias for different high-k dielectrics.**

Fig.4 plots the drain current Vs gate voltage of the device which shows the variation of drain current with gate voltage using different high-k dielectrics. This improvement in drain current is due to the reduction in threshold voltage which is shown in fig.5




**Fig.4. Gate Tunneling Current Vs Gate Bias for different high-k dielectrics.**




**Fig.5. Threshold (V<sub>T</sub>) Vs Gate Dielectric Materials.**

Fig.6 shows that the transconductance enhancement by using different high-k gate dielectric materials.




**Fig.6. Transconductance (g<sub>m</sub>) Vs Gate Dielectric Materials**

Fig 7. shows the on current variation with different dielectric material of the device to show the effect of the dielectric material. HfO<sub>2</sub> based device shows the good Ion current in comparison to other two dielectric materials SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>.




**Fig.7. On Current (I<sub>on</sub>) Vs Gate Dielectric Materials.**

Fig. 8 shows the effect of high-k dielectrics on off current of the device. The subthreshold voltage decreases with increase in fringing field coupling with channel carrier, so, so the introduction of the high-k increases the off current of the device.




**Fig.8. On Current (Ion) Vs Gate Dielectric Materials.**



**Fig.9. Gate current density Vs Gate Voltage of NMOSFET for SiO2**

Fig.9 and Fig.10 shows the gate tunneling current with gate voltage for the SiO<sub>2</sub> gate dielectrics in NMOSFET and PMOSFET. From both plots we can see that the tunneling current through SiO<sub>2</sub> is considerably lower in the P<sup>+</sup> poly-Si PMOSFET than in N<sup>+</sup> poly-Si NMOSFET. The reason is the barrier height for PMOSFET being significantly higher than that for NMOSFET in case of SiO<sub>2</sub> gate dielectric.



**Fig.10. Gate current density Vs Gate Voltage of PMOSFET for SiO2**

#### IV. CONCLUSION

With the increasing importance of the tunneling currents, a good qualitative understanding of direct tunneling currents is essential. Gate leakage reduction is the key motivation for the replacement of SiO<sub>2</sub> with alternative gate dielectrics. In this work, we studied the optimization of the N-type MOSFET for direct tunneling gate current using ultrathin Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> with EOT (Equivalent Oxide Thickness). TACAD simulation is used to verify the accuracy and excellent reduction in gate leakage of the model using dielectrics Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub>. It also observed that high-k based MOSFET exhibits improved performance of sub threshold swing and transconductance and on current.

#### REFERENCES

- [1] Moore, "Progress in Digital Electronics", IEDM Tech Digest, 1975, pp11-13.
- [2] Ashwani K.Rana, Narottam Chand and Vinod Kapoor, " TCAD Based Analysis of Gate Leakage Current for High-k Stack MOSFET, ACEEE Int. J on communication, Vol.02, 2011.
- [3] Challenges of high-k oxide N. Wang, Digital MOS Integrated Circuits, Prentice-Hall, Englewood Cliffs, NJ, 1989.
- [4] A. Schenk and G. Heiser, "Modeling and Simulation of Tunneling through Ultra- Thin Gate Dielectrics," J.Appl.Phys., vol. 81, no. 12, pp. 7900, 1997.



**International Journal of Recent Development in Engineering and Technology**

**Website: [www.ijrdet.com](http://www.ijrdet.com) (ISSN 2347 – 6435(Online), Volume 1, Issue 1, Oct 2013)**

- [5] Y. Taur, "The Incredible Shrinking Transistor," IEEE Spectrum, pp. 25-29, July 1999.
- [6] S. Thompson, P. Packan, and M. Bohr, "MOS Scaling: Transistor Challenges for the 21<sup>st</sup> Century," Intel Technology Journal, vol. Q3, 1998, <http://www.intel.com.tr/technology/itj>.
- [7] [http://abyss.uoregon.edu/~js/glossary/quantum\\_tunneling.html](http://abyss.uoregon.edu/~js/glossary/quantum_tunneling.html).
- [8] TACAD manual
- [9] [http://en.wikipedia.org/wiki/High-k\\_dielectric](http://en.wikipedia.org/wiki/High-k_dielectric)
- [10] J. Robertson, "High dielectric constant oxides", Eur. Phys. J. Appl. Phys. 28, 265-291, Vol. 12, 2004.
- [11] J. Robertson, "High Dielectrics Constant Oxides", J. Appl. Phys., Vol.28, pp.265-291, 2004.
- [12] [http://en.wikipedia.org/wiki/Equivalent\\_oxide\\_thickness](http://en.wikipedia.org/wiki/Equivalent_oxide_thickness).
- [13] Kaushik Roy, Saibal Mukhipadhyay and Hamid Mahmoodi-Meimand, "Leakage Current Mechanism and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits, Proceeding of the IEEE, Vol. 91, No.2, February 2003.
- [14] Zhin Chen and Jun Guo, "Dramatic reduction of gate leakage current of ultrathin oxides through oxide structure modification, Solid-State Electronics 50, 2006.
- [15] Yee Chia, Qiang Lu et al., "Direct Tunneling Leakage Current in Transistor with Ultrathin Silicon Nitride Gate Dielectric", IEEE Transaction on Electron Devices, Vol.21, No. 11, November 2000.