Abstract— Current conveyors are unity gain analog building block having high linearity, wide dynamic range and provide higher gain-bandwidth product. The current conveyors operate at low voltage supplies and consume less power. It has high input impedance, low output impedance and unity current gain ($I_z/I_x=\pm 1$) as well as unity voltage gain ($V_x/V_y=1$). The working principle of Current Conveyors is very simple. The current conveyors can easily be implemented using voltage follower and current mirrors.

The proposed current conveyors are simulated using 100nm CMOS technology on Advanced Design System. The main features of these current conveyors are low voltage, less power, high slew rate and wide bandwidth for voltage transfer ($V_y$ to $V_x$) and current transfer ($I_x$ to $I_z$) which make them suitable for high frequency and low power applications.

Keywords— CCI, CCII, current conveyor, current mirrors, current mode circuit

I. INTRODUCTION

The current mode circuits such as Current conveyors (CCs) have received considerable attention and emerged as an alternate building block to the Op-Amp (voltage mode circuit) in the field of analog signal processing [1] due to its potential performance feature. In CCs, the use of current rather than voltage as the active parameter can result in higher usable gain, accuracy and bandwidth due to reduced voltage excursion at sensitive nodes [2]. The current conveyors are not only useful for current processing, but also offer certain important advantages in voltage processing circuits. The nonlinear circuits and dynamics [3] can easily be developed using CCs.

With the reduction in the supply voltage and device threshold voltage of CMOS technology, the performance of CMOS voltage mode circuits has greatly affected which results in a reduced dynamic range, an increased propagation delay and reduced noise margins. The CCs have simple structure, wide bandwidth and capability to operate at low voltage. It also offer unity current gain, unity voltage gain, higher linearity, wider dynamic range and better high frequency performance.

II. THE CURRENT CONVEYORS

The current conveyor is an active building block which is used in implementation of analog circuits and systems. It was firstly introduced by Sedra A and Smith K C [4] in 1968. Subsequently in 1970, they had reformulated it as second generation Current conveyor called CCII [5]. In the recent years, CCII have become very useful for implementation of analog signal processing circuits such as amplifiers, oscillators, filters and nonlinear circuits. The current conveyor is functionally flexible and versatile in nature as it has precise unity voltage gain between X and Y; unity current gain between Z and X (fig. 1), rather than the high ill-defined open loop gain of Op-Amps. Because of this fact, CCII is generally used without feedback in amplifier applications [6, 7].

The build block of current conveyor and its generalised characteristics equation is shown in fig.1. The current conveyor is a grounded three-port network represented by the black box (fig 1) with the three ports denoted by X, Y, and Z. Its terminal characteristics can be represented best by a hybrid matrix giving the outputs of the three ports in terms of their corresponding inputs [8].

$$\begin{bmatrix} I_x \\ V_x \\ I_y \\ V_y \\ I_z \\ V_z \end{bmatrix} = \begin{bmatrix} a & 0 & 0 \\ 0 & a & 0 \\ 0 & 0 & a \end{bmatrix} \begin{bmatrix} I_x \\ V_x \\ I_y \\ V_y \\ I_z \\ V_z \end{bmatrix}$$

Fig 1: Building block of Current conveyor with characteristics matrix

Here a, b and c are generalized coefficients and these can have any value form -1 either 0 or +1.

III. FIRST GENERATION CURRENT CONVEYOR

The first generation Current Conveyor (CCI) is characterized by port relation [4], expressed by matrix equation (1).
\[ \begin{bmatrix} I_x \\ V_x \\ I_z \\ V_z \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix} \begin{bmatrix} V_y \\ I_x \\ V_z \end{bmatrix} \quad \text{..........(1)} \]

From eq. (1) ---

- It is stated that a voltage is applied to terminal Y, an equal potential will appear on the terminal X. (i.e. \( V_x = V_y \)).
- An input current \( I_x \) being forced into terminal X will result an equal amount of current into terminal Y and the same amount of current will be conveyed to output terminal Z.
- Potential at X being set by Y is independent on the current being forced at X. Similarly current through port Y being fixed by X is independent on the applied voltage to Y.

**CMOS Implementation:** - The first characteristic (ie \( V_x = V_y \)) is implemented using voltage follower and second characteristic (ie \( I_y = I_x \) & \( I_z = I_x \)) is implemented using current mirrors as shown in fig. 2.

This is class-A configuration. Where NMOS transistors M1 and M2 form a current mirror that forces the drain currents of the PMOS transistors M3 and M4 to be equal and hence the voltages at terminal X and Y are forced to be equal. The current mirror formed by M1, M2 and M5 with input \( I_x \), forced to drain of M2 provides equal amount of current is being conveyed at drain of M5.

**Fig 2: Circuit diagram of CCI – class A**

The major problem in this circuit is only unidirectional current is being conveyed at Z terminal. To overcome this problem Class-AB configuration is preferred. The Push-pull topology based Class-AB CCI circuit is capable of bidirectional current operation [9].

This is implemented using two complementary conveyors of class-A type as shown in fig. 3.

**Fig 3: Circuit diagram of CCI – class AB**

The major problem in CCI is its low input impedance at ‘Y’; the voltage input port which causes loading to the preceding stage or input

**IV. SECOND GENERATION CURRENT CONVEYOR**

The second generation current conveyor (CCII) is one of the most versatile current-mode building block for many applications. It offers high input impedance at voltage input port ‘Y’, which is preferable in order to avoid loading effect. So, second generation current conveyor is developed to overcome the problem loading effect of CCI. The CCII is considered as a basic building block in analog circuit design because all the analog applications can be developed by making suitable connections of one or more CCIIIs with passive and active components.

It is a three terminal device and the block representation similar to the Generalized Current Conveyor as shown in fig (1).

The second generation Current Conveyor (CCII) is characterized by port relation, expressed by matrix equation (1).

\[ \begin{bmatrix} I_y \\ V_x \\ I_z \\ V_z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ 0 & \pm1 & 0 \end{bmatrix} \begin{bmatrix} V_y \\ I_x \\ V_z \end{bmatrix} \quad \text{..........(2)} \]

From eq. (2) ---
It is stated that a voltage is applied to terminal Y, an equal potential will appear on the terminal X. (i.e. \( V_x = V_y \))

- An input current \( I_x \) being forced into terminal X will result in an equal amount of current conveyed to output terminal Z.
- Potential at X being set by Y is independent on the current being forced at X.

The port X can be used as a voltage output or as current input port. Therefore, this current conveyor can be used to process both voltage and current signals.

The input/output impedance levels of all three terminals/ports [10] are as follows.

<table>
<thead>
<tr>
<th>TABLE I IMPEDANCE LEVEL AT CCII PORTS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CCII Port</strong></td>
</tr>
<tr>
<td>----------------</td>
</tr>
<tr>
<td>X</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Y</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Z</td>
</tr>
</tbody>
</table>

There are two types of second generation current conveyors:

- Positive Current conveyor (CCII+) in which the current \( I_x \) and \( I_z \) are in phase.
- Negative Current conveyor (CCII-) in which the current \( I_x \) and \( I_z \) are \( 180^\circ \) out of phase.

The derivative these two current conveyor is Dual Output Current Conveyor (DOCC) which provides both types of output currents, \( I_z^+ \) (in phase with \( I_x \): CCII+) and \( I_z^- \) (\( 180^\circ \) out of phase with \( I_x \): CCII-)

**CMOS Implementation:** - There are two possible topologies for implementation of second generation current conveyor. Those are class A and class AB. The class AB [11] is provides bidirectional current output, better bandwidth and stable voltage/current gain than class A. Thus here only class AB topology is considered for implementation.

The class AB topology of positive second generation current conveyor is shown in fig 4.

![Fig 4: Circuit diagram of CCII+](image)

To ensure the correct operation the bias current \( Ibais1 \) and \( Ibais2 \) have to be equal; in order to set the quiescent current \( IB \). In this circuit, the current flow through X is nonlinearly divided in two signal path through either NMOS or PMOS current mirror which is summed at port Z.

The class AB topology of second generation current conveyor negative is shown in fig 5.

![Fig 5: Circuit diagram of CCII-](image)

To ensure the correct operation the bias current \( Ibais1 \) and \( Ibais2 \) have to be equal; in order to set the quiescent current \( IB \).
In this circuit, the current flow through \( X \) is non-linearly divided in two signal path through either NMOS or PMOS current mirror; these are cross coupled with another PMOS and NMOS current mirror respectively. Because of these addition current mirrors current at \( Z \) becomes \( 180^\circ \) out of phase with \( I_x \).

The Dual Output class AB second generation current conveyor has been implemented using a voltage follower \( VF_1 \) which is biased with current \( I_1 \) and \( I_2 \). Where the bias current \( I_1 \) and \( I_2 \) are equal; in order to set the quiescent current \( I_B \). In this circuit, the current flow through \( X \), \( I_x \) is non-linearly divided in two signal path through either dual output current mirror \( CM_1 \) (NMOS) or \( CM_2 \) (PMOS). The port \( Z^+ \) is obtained by directly connecting one output \( CM_1 \) to one output of \( CM_2 \) so as to sum up the non-linearly divided current. The port \( Z^- \) is obtained by cross coupling of \( CM_1 \) with \( CM_4 \) (PMOS), \( CM_2 \) with \( CM_3 \) (NMOS) and direct coupling of \( CM_3 \) with \( CM_4 \), as shown in fig 6. Because of this cross coupling current at \( Z^- \) port becomes \( 180^\circ \) out of phase with \( I_x \).

Here only \( CIIC \) is considered for discussion, hence all the characteristics and input-output waveforms shown are related to \( CIIC \). From fig (7) Voltage transfer characteristic and fig (8) Current transfer characteristic, it is observed that it provide unity voltage and current gain. From Frequency response shown in fig (9A) and fig (9B), it is observed that it provides wider current and voltage bandwidth. It is also observed that it provide constant unity voltage gain and constant unity current gain over wide range of frequency. The transient response with step input excitation is shown in fig (10A); from this response it is observed that output needs certain settling time. Similarly with sine wave input excitation of 10GHz, the transient response of fig (10B) shows that output voltage \( V_X \) is not in phase with input voltage \( V_y \) and initially \( V_x \) is zero for certain duration though the voltage gain is unity that is magnitude of \( V_x \) and \( V_y \) are equal. This phase lag is introduced due to propagation delay which is negligibly small.

The different parameter of negative \( CIIC \) class-AB topology was studied and findings are tabled below.

<table>
<thead>
<tr>
<th>Sr. No.</th>
<th>Parameter</th>
<th>CCII-</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Operating Voltage</td>
<td>( \pm 2V )</td>
</tr>
<tr>
<td>2</td>
<td>Bias Current</td>
<td>( 10uA )</td>
</tr>
<tr>
<td>3</td>
<td>Current Gain</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>Voltage gain</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>Current bandwidth</td>
<td>1.65 THz</td>
</tr>
<tr>
<td>6</td>
<td>Voltage bandwidth</td>
<td>2.5THz</td>
</tr>
<tr>
<td>7</td>
<td>Power consumption</td>
<td>29.7uW</td>
</tr>
<tr>
<td>8</td>
<td>Propagation delay for Current</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Transfer Sine wave</td>
<td>68fsec</td>
</tr>
<tr>
<td></td>
<td>Square wave</td>
<td>350fsec</td>
</tr>
<tr>
<td></td>
<td>Voltage transfer Sine wave</td>
<td>&lt; 1fsec</td>
</tr>
<tr>
<td></td>
<td>Square wave</td>
<td>&lt; 1fsec</td>
</tr>
<tr>
<td>9</td>
<td>Port Impedance</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( X )</td>
<td>( &lt; 1m\Omega )</td>
</tr>
<tr>
<td></td>
<td>( Y )</td>
<td>( &lt; 1m\Omega )</td>
</tr>
<tr>
<td></td>
<td>( Z )</td>
<td>( &gt; 1T\Omega )</td>
</tr>
</tbody>
</table>

![Fig. 6 Block Diagram of Dual output CC](image-url)

**V. RESULT AND DISCUSSION**

To validate the theoretical concept as expressed by matrix equations (eq. (1) and eq. (2)) and CMOS implementation as shown in fig (2), (3), (4), (5), (6) is simulated using Advanced Design System. For simulation supply voltage of \( \pm 2V \) and 100nm technology is used. These simulation results studied in depth.
Fig. 7: Voltage transfer characteristic

Fig. 8: Current transfer characteristic

Fig. 9A: Frequency Response of current

Fig. 9B: Frequency Response of Voltage

Fig. 10A: Transient Response of setup input

Fig. 10B: Transient Response of sine wave input

VI. CONCLUSION

The Class AB topology of all derivatives of CCI and CCII operates at wide range of supply voltage and consumes less power. These current conveyors provide unity current gain and unity voltage gain over a wide range of frequency; in other word they have a broader bandwidth.
These current conveyors don’t have a problem of propagation delay which introduces negligibly small phase lag. At lower frequency signal this phase lag is almost zero. Even at higher frequency it has very small value for current transfer and almost zero for voltage transfer. In a single stage analog system working up-to 1THz, the propagation delay is insignificant. But in multi stage (10 or more stages) cascading system and/or working above 1THz, the propagation delay may create some anomaly. Being an analog system the propagation delay is not a serious issue, unlike in digital system.

Lastly it is concluded that second generation Current conveyor is best building block in analog system design and development.

REFERENCES


